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Derivation of Closed-Form Design Equations for
Idealized Operation of Inverse Class-E Power
Amplifiers at Any Duty Ratio
Yelin Wang, Suan-Kien Foo and Qibing He
Abstract—Complementary to the conventional class-E topol-
ogy, inverse class-E operation has several advantages over the
class-E counterpart, such as lower peak switch voltage and
smaller circuit inductance, which are attractive to high power
RF design and MMIC implementation. This paper derives the
closed-form design equations that can be used to synthesize the
idealized operation of inverse class-E power amplifiers at any
switch duty ratio. Calculation of the key design parameters,
such as the maximum switch voltage and circuit components
values, is elaborated and compared with the case of conventional
class-E operation. Further, the theoretical analysis is confirmed
and verified by numerical simulations performed on a 500 mW,
2.4 GHz idealized inverse class-E power amplifier.
Keywords—Class-E, power amplifier, numerical simulation.
I. INTRODUCTION
Class-E power amplifier (PA) was first introduced by Sokal
in [1]. The design procedure was analyzed and the design
equations were derived by Raab in [2]. Class-E amplifier
topology is shown in Fig. 1(a). The active device is modeled
as a switch and shunted by a capacitor; the operation of the
amplifier is tuned by a series LC circuit. The most attractive
characteristic of class-E operation is that the efficiency can
reach 100 % theoretically. This is attributed to the fact that
non-zero values of the voltage across the switch and non-zero
values of current flowing through the switch never happen si-
multaneously. Because of its high efficiency, class-E topology
has found its popularity of use in a wide range of applications
where the efficiency is one of the most critical requirements,
such as PAs, VCOs, supply modulators, AC-AC converters,
wireless power transfer (WPT) and so on [3]–[10].
Inverse class-E topology, complementary to class-E, pro-
vides another way to realize the similar high efficiency oper-
ation and meanwhile shows several attractive advantages. The
inverse class-E amplifier topology is illustrated in Fig. 1(b).
Differing from the class-E topology, the switch is connected
to a series inductor and the circuit is tuned by a parallel LC
tank instead. The first advantage lies in the fact that the series
inductor can be absorbed into the parasitic inductance of the
active device that used as the switch [11]. Second, the peak
voltage across the switch is lower than that in the class-E
topology, which reduces the risk of breakdown of the active
device [11]. Thirdly, the circuit inductance is normally smaller
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Fig. 1. Circuit topology of (a) class-E, and (b) inverse class-E power
amplifiers.
than that required in class-E topology, which is beneficial to
the design of monolithic microwave integrated circuit (MMIC)
[12]. For PAs de ign, most of the literatures in this area study
the characteristics of inverse class-E operation only with 50 %
nominal switch duty ratio. However, the optimal operation of
a practical inverse class-E PA (e.g., in terms of power and
efficiency) may depend closely on the duty ratio [13]. This
paper presents the derivation of closed-form design equations
which can be used to preliminarily synthesize the inverse class-
E PAs in their idealized operation mode at any switch duty
ratio. Key design parameters, such as the peak voltage across
the switch and passive element values, are compared with
those in class-E topology. Finally, a 2.4 GHz, 500 mW inverse
class-E RF PA is also synthesized and simulated to verify the
theoretical analysis.
The paper is organized as follows. In Section II, the
derivation of closed-form design equations for synthesis of
ideal inverse class-E operation is presented. Switch current and
voltage are analyzed in the first place. Then the calculation of
passive component values are elaborated. Section III compares
important features, such as peak switch voltage and circuit
inductance, between inverse class-E and class-E operations.
To verify the theoretical analysis in Section II, numerical
simulations on a synthesized ideal inverse class-E PA is shown
in Section IV. Last, the work is concluded in Section V.
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Fig. 2. Inverse class-E amplifier circuit with voltage and current elements
noted.
II. DERIVATION OF CLOSED-FORM DESIGN EQUATIONS
A more detailed drawing of an inverse class-E amplifier
circuit is shown in Fig. 2, where the important voltage
and current elements are noted. The purpose of introducing
capacitance C is to compensate for the undesired phase
shift at the fundamental frequency. Switching behavior of
the active device transforms the supplying DC current, ID,
into a combination of fundamental and harmonic components.
The parallel LC circuit (high enough Q-factor is assumed)
then filters out the harmonics, generating the fundamental-only
current flowing to the load.
To conduct the circuit analysis and keep the simplicity,
following operation conditions are assumed:
1) The active device is modeled an ideal switch.
2) An RF-chock (RFC) is used on the supply path to feed
DC current to the circuit.
3) All the passive components in the circuit are lossless,
i.e., they do not show series equivalent resistance (ESR).
4) The Q-factor (QP ) of the parallel LC circuit is high
enough to guarantee that the amplifier produces sinu-
soidal signal to the load.
Although various non-ideal factors must be considered in
reality, such as the turned-on resistance and output capacitance
of the active device, circuit analysis under the ideal condition
still plays an important role in the early stage of the amplifier
design, i.e., choosing the type and dimension active device and
initial values for other circuit components.
A. Analysis of switch current and voltage
Given the parallel LC circuit has high enough quality factor
QP , the load current and voltage are sinusoidal and can be
represented as:
io(t) = Io · sin(ωct+ ϕ) (1)
vo(t) = Vo · sin(ωct+ ϕ) (2)
where ωc is the carrier frequency and ϕ is the phase of the
load current and voltage. Vo is equal to Io ·RL. In these two
equations, the values of Io and ϕ are to be figured out. The
basic equation of the circuit is written as:
vX(t) = VDD − vo(t) (3)
When 0 < ωct ≤ 2piD (D represents the switch duty ratio
and is within the range of (0, 1)), the switch is ON. The switch
voltage is 0 and switch current is calculated as:
isw(t) = iL(t) =
1
L
·
∫ t
0
vX(t)dt
=
1
L
· {VDDt+ Vo
ωc
[cos(ωct+ ϕ)− cosϕ]} (4)
When 2piD < ωct ≤ 2pi, the switch is OFF. In this period,
no current flows through the switch and the voltage across the
switch is equal to vX(t). To summarize, the switch current
and voltage in the whole range of one switching period are
written as Eq. (5) and (6) at the bottom of the page.
The optimum inverse class-E operation can be achieved
when the power dissipation due to the ON-OFF transition of
the switch is minimized. To realize it, the condition of zero-
current-switching (ZCS) and zero-current-derivative-switching
(ZCDS) should be fulfilled, represented as:
isw(t)|t= 2piDωc = 0 (7)
disw(t)
dt
|t= 2piDωc = 0 (8)
Applying Eq. (5) to Eq. (7) and (8), Io and ϕ can be figured
out:
Io =
2Po
VDD
· sin(2piD + ϕ) (9)
ϕ = tan−1[
1− 2piD · sin(2piD)− cos(2piD)
2piD · cos(2piD)− sin(2piD) ] + npi (10)
Po is the intended output power for the PA to be designed.
The peak switch current and voltage are important parame-
ters in class-E amplifier design. They provide the guidance to
choose the proper type and size of the active device to ensure
reliable operation of the circuit. By using Eq. (5), (6), (9),
(10), the values of these two parameters can be figured out.
The peak switch current is:
isw,pk =
VDD
ωcL
· {sin−1( 1
β
) + βcos[sin−1(
1
β
)]− βcosϕ−ϕ}
(11)
isw(t) =
{
1
L · {VDDt+ Voωc [cos(ωct+ ϕ)− cosϕ]} if 0 < ωct ≤ 2piD
0 if 2piD < ωct ≤ 2pi
(5)
vsw(t) =
{
0 if 0 < ωct ≤ 2piD
VDD − Io ·RL · sin(ωct+ ϕ) if 2piD < ωct ≤ 2pi
(6)
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which occurs at the time instants:
tipk =
1
ωc
· [sin−1( 1
β
)− ϕ+ 2npi] (12)
And peak switch voltage is:
vsw,pk = VDD · (1 + β) (13)
which occurs at the time instants:
tvpk =
1
ωc
· (3pi
2
− ϕ+ 2npi) (14)
β in Eq. (11), (12), (13) is the ratio between Vo and VDD:
β =
Vo
VDD
=
1
sin(2piD + ϕ)
(15)
B. Calculation of circuit component values
The switch current has been previously calculated as shown
in Eq. (5). However, the inductance L in Eq. (5) still needs
to be determined. To calculate the values for the circuit
components, such as L and C in Fig. 2, the switch current
shown in Eq. (5) is first rewritten as a Fourier series:
isw(t) = A+
N∑
n=1
[an · cos(n ·ωct+ϕ) + bn · sin(n ·ωct+ϕ)]
(16)
From Fig. 2, it is obvious that the fundamental component
of Eq. (16) is equal to iX(t) given a high enough QP of
the parallel LC tuned circuit. From this perspective, following
equation can be obtained:
ID + iX(t) = A+[a1 ·cos(ωct+ϕ)+b1 ·sin(ωct+ϕ)] (17)
where ID is the DC current fed to the circuit, A, a1 and b1
are coefficients of the Fourier series and can be calculated
using the expression of the switch current shown in Eq. (5) as
Eq. (18) to (20) at the bottom of the page.
From another angle, it is evident from Fig. 2 that iX(t) is
the sum of ic(t) and io(t), so that:
iX(t) = ωcC · Vo · cos(ωct+ ϕ) + Io · sin(ωct+ ϕ) (21)
Comparing Eq. (17) and (21) and using Eq. (19) and (20),
values of L and C can be obtained:
L =
1
piωc
· V
2
DD
2Po
· [1 + 2(piD)2− β(sinϕ+ 2piDcosϕ)] (22)
C =
1
2pi
· 1
ω2c
· 1
L
· [(1− 1
β2
) ·2piD− 1
β
cosϕ+sinϕcosϕ] (23)
Last, values of LP and CP in the parallel LC tuned circuit
can also be figured out given a quality factor of QP :
LP =
RL
ωcQP
=
1
ωcQP
· β
2V 2DD
2Po
(24)
CP =
QP
ωcRL
=
QP
ωc
· 2Po
β2V 2DD
(25)
III. COMPARISON BETWEEN CLASS-E AND INVERSE
CLASS-E OPERATION
Ideal inverse class-E and class-E power amplifiers (i.e.,
fulfilling the four assumptions described early) both have
100 % efficiency theoretically. Due to the difference in their
circuit topologies, they have some different features which
are essential to be noticed. Based on the closed-form design
equations for class-E PA derived in [13], and for inverse class-
E PA derived in this work, some key design parameters of
these two topologies are compared in this section.
Fig. 3 plots the theoretical peak current flowing through the
switch for both class-E and inverse class-E PAs. Peak switch
current normalized to the DC current fed into the circuit,
isw,pk/ID, versus the switch duty ratio, D, is plotted. From the
figure, it can be seen that for both class-E and inverse class-E
operation, the duty ratio should be larger than 0.3 in order to
keep the peak switch current under a reasonable level, e.g., 6
times DC current. It can also be observed that the peak switch
current in inverse class-E operation is always larger than that
in class-E operation, when the duty ratio is larger than 0.3.
Similarly, Fig. 4 compares the normalized peak voltage,
vsw,pk/VDD, across the switch between class-E and inverse
class-E operation. Peak switch voltage is one of the most
critical element to be considered in the design of class-E and
ID = A =
ωc
2pi
·
∫ 2pi
ωc
0
isw(t)dt
=
1
2pi
· VDD
ωcL
· [1 + 2(piD)2 − β · (sinϕ+ 2piDcosϕ)] (18)
a1 =
ωc
pi
·
∫ 2pi
ωc
0
[isw(t) · cos(ωct+ ϕ)]dt
=
1
pi
· VDD
ωcL
· {( 2
β
+ β) · piD − 2cosϕ+ β
4
sin(2ϕ) +
3
2
cos[sin−1(
1
β
)]} (19)
b1 =
ωc
pi
·
∫ 2pi
ωc
0
[isw(t) · sin(ωct+ ϕ)]dt
=
1
pi
· VDD
ωcL
· { 3
2β
− β
2
− sinϕ− β
2
cos2ϕ− (2piD − βcosϕ) · cos[sin−1( 1
β
)]} (20)
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Fig. 3. Comparison of normalized peak switch current between class-E and
inverse class-E operation.
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Fig. 4. Comparison of normalized peak switch voltage between class-E and
inverse class-E operation.
inverse class-E PAs. From the figure, it can be seen that the
peak switch voltage is always larger than 2 times the supply
voltage. To ensure reliable and safe circuit operation, namely,
to prevent the active device (the switch) from breakdown,
the supply voltage should be chosen at a level which is
considerably lower than the device breakdown voltage [14],
[15]. In addition, compared to other technologies, this issue
is especially critical in CMOS because of its relatively low
breakdown voltage [16]–[19]. From the figure, it is seen that
the peak switch voltage will become unreasonably high when
the duty ratio increases toward 1 for both circuit operation.
It can also be observed that the peak switch voltage of
inverse class-E operation is always lower than that of class-
E operation, when the switch duty ratio is smaller than, e.g.,
0.75. This is one of the attractive advantages of the inverse
class-E operation over the class-E counterpart.
Fig. 5 and Fig. 6 compare the circuit capacitance and
inductance between class-E and inverse class-E operation, re-
spectively. Referring to Fig. 1, the circuit capacitance of class-
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Fig. 5. Comparison of normalized circuit capacitance between class-E and
inverse class-E operation.
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Fig. 6. Comparison of normalized circuit inductance between class-E and
inverse class-E operation.
E and inverse class-E topologies are C +Cs in Fig. 1(a), and
C +Cp in Fig. 1(b), respectively. In Fig. 5, these capacitance
are normalized to ((2Po)/V 2DD)/ωc (referring to Eq. (23)).
Remember that Po is the intended output power. Similarly, the
circuit inductance of the two topologies are L+Ls in Fig. 1(a),
and L+Lp in Fig. 1(b), respectively. In Fig. 6, these inductance
are normalized to (V 2DD/(2Po))/ωc (referring to Eq. (22)).
Same quality factor of the series (in class-E) and parallel (in
inverse class-E) tuned LC circuit is assumed. From Fig. 5, it
is observed that the circuit capacitance of class-E operation
keeps at a relatively low value when compared to the case of
inverse class-E operation, especially if the switch duty ratio is
higher than, e.g., 0.3.
In contrast, the comparison of circuit inductance between
the two topologies shows an opposite situation, as plotted in
Fig. 6. When the switch duty ratio is smaller than, e.g., 0.8, the
circuit inductance of inverse class-E operation is much smaller
than that of class-E counterpart. On-silicon inductor design
normally presents a problem in the design of fully integrated
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TABLE I
COMPARISON OF THEORETICAL CIRCUIT PARAMETERS BETWEEN CLASS-E AND INVERSE CLASS-E OPERATION
D =0.4 D =0.5 D =0.6
Class-E Inverse class-E Class-E Inverse class-E Class-E Inverse class-E
ID [mA] 227.8 227.8 227.8 227.8 227.8 227.8
vsw,pk [V] 5.36 4.43 6.41 5.15 8.00 6.50
isw,pk [A] 1.00 1.24 0.80 0.99 0.68 0.83
Vo [V] 1.38 2.63 1.93 3.35 2.47 4.70
Io [A] 0.72 0.38 0.52 0.30 0.41 0.21
RL [Ω] 1.91 6.91 3.74 11.23 6.08 22.04
L [nH] 0.21 0.05 0.29 0.14 0.33 0.36
Ls or Lp [nH] 1.52 0.04 2.97 0.06 4.84 0.12
C [pF] 8.47 7.76 3.26 6.80 1.14 5.06
Cs or Cp [pF] 2.90 115.2 1.48 70.83 0.91 36.1
circuits and systems, e.g., MMIC [20], [21]. One reason is
that on-chip passive inductors occupy a significant die area
making the whole design impractical. The other reason is their
relatively low quality factor due to the parasitic losses on the
substrate [20], [22]. It can be seen from Fig. 6 that the circuit
inductance in inverse class-E operation keeps itself at rather a
low level comparing to the class-E topology, especially when
the switch duty ratio is under 0.7. This attractive advantage
of inverse class-E topology makes it promising to implement
fully on-silicon circuits and systems, such as transceivers,
of which many building blocks are efficiency-critical and
inductance is essential, e.g., PAs, VCOs, supply modulators,
etc [3]–[8].
To have a more quantitative overview on the comparison
between the class-E and inverse class-E operation, Table I lists
the value of peak current and voltage, and passive components
in the circuits of both topologies under the condition: D=0.4,
0.5 and 0.6, VDD =1.8 V, Po =500 mW, ωc =2pi·2.4 GHz and
QS or QP =12.
IV. NUMERICAL SIMULATION RESULTS
Previous sections present the derivation of the closed-form
design equations for the synthesis of idealized inverse class-E
operation, as well as the graphic illustration of those derived
equations. To preliminarily verify the theoretical analysis, in
this section, an ideal inverse class-E amplifier is synthesized
and simulated in Agilent Advanced Design Systems (ADS).
The amplifier operates with a carrier frequency of 2.4 GHz
and a DC supply of 1.8 V. The intended output power of the
amplifier is 500 mW and the quality factor QP of the parallel
LC circuit is assumed to be 12. The active device is modeled
as a ideal voltage controlled switch (a component in ADS),
where the OFF resistance is infinity and the ON resistance is
set at 0.01 Ω. Different switch duty ratio D is tested. The
switch current and voltage, output current and voltage are
plotted to verify the theory. The values of circuit components
are set as calculated from the designed equations derived
previously. From these figures, an excellent agreement can be
observed between the theoretical analysis and the accordingly
simulation. The shape of the switch current and voltage
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Fig. 7. Simulated current and voltage waveforms with switch duty ratio
D=0.3.
are realized as desired and the 100 %-efficiency operation is
achieved as expected (i.e., non-zero switch current and voltage
never occur simultaneously).
V. CONCLUSION
This paper presents the derivation of closed-form design
equations for ideal inverse class-E operation at any switch duty
ratio. An idealized 2.4 GHz, 500 mW inverse class-E power
amplifier is then synthesized and simulated in ADS. The the-
ory is successfully verified by comparing the simulated time-
domain circuit current/voltage waveforms to the theoretical
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calculation. What’s more, the feature of inverse class-E oper-
ation is compared with that of class-E counterpart in terms of
the key design parameters, such as peak switch current/voltage
and values of circuit capacitance and inductance. Based on
the comparison, the significant advantages of inverse class-E
over class-E operation are studied and illustrated. All the study
in this work are conducted based on the assumption of ideal
inverse class-E operation. However, the work still provides a
quick and important guidance to the initial design of inverse
class-E power amplifiers, e.g., choosing the initial dimension
of the active device, setting the initial values for the passive
components in the circuit, etc. Based on the fundamental
study presented in this work, further research will focus on
analyzing the design of inverse class-E amplifier in a more
practical sense. The effects of finite DC-feed inductor, non-
ideal switching behavior and parasitics of active device, and
undesired power dissipation on the lossy passive components
will be investigated more deeply.
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